

# Using the 5.0A 1.0MHz Fully Integrated Single Switch-Mode Power Supply (KIT34713EPEVBE)

## 1 Introduction

This User's Guide will help the designer become better acquainted with the 34713 IC and Evaluation board. It contains a procedure to configure each block of the 34713 in a practical way, which is based on a working Evaluation Board designed by Freescale (KIT34713EPEVBE).

## 2 34713 Specification

The 34713 is a highly integrated, space-efficient, low cost, single synchronous buck switching regulator with integrated N-channel power MOSFETs. It is a high performance point-of-load (PoL) power supply, with the ability to track an external reference voltage in different configurations. The 34713 has a high efficient 5.0 A continuous output current capability combined with its voltage tracking/sequencing ability and tight output regulation.

### Contents

<b>1 Introduction</b> .....	<b>1</b>
<b>2 34713 Specification</b> .....	<b>1</b>
<b>3 Application Diagram</b> .....	<b>2</b>
<b>4 Board's Specifications</b> .....	<b>2</b>
<b>5 Component Selection for 34713 Eval Board</b> ..	<b>3</b>
<b>6 Layout Design</b> .....	<b>13</b>
<b>7 Conclusion</b> .....	<b>17</b>
<b>8 References</b> .....	<b>17</b>

### 3 Application Diagram




Figure 1. Application diagram for 34713

### 4 Board's Specifications

The Board was designed to have an operating range defined by:

- |                               |                               |
|-------------------------------|-------------------------------|
| $P_{VIN\_MIN} = 3.0\text{ V}$ | $P_{vin\_max} = 6.0\text{ V}$ |
| $V_{OUT\_MIN} = 0.7\text{ V}$ | $V_{OUT\_MAX} = 3.6\text{ V}$ |
| $I_{OUT\_MIN} = 0\text{ A}$   | $I_{OUT\_MAX} = 5\text{ A}$   |

## 5 Component Selection for 34713 Eval Board

### 5.1 I/O Parameters:

$V_{in} = P_{vin} = 3.3V$  (typical)

$V_{REFIN} = 1 V$

$V_o = 1.8 V$

$I_o = 3 A$

$FSW = 1 MHz$

### 5.2 Configuring the Output Voltage:

The channel SW of the 34713 is a general purpose DC-DC converter. The resistor divider to the INV1 node is responsible for setting the output voltage. The equation is:

$$V_o = V_{REF} \left( \frac{R1}{R2} + 1 \right)$$

Where  $V_{REF}$  could be the voltage in the VREFIN terminal or the internal reference  $V_{BG}=0.7V$ ,  $V_{REF}$  is chosen as follows:  $V_{REF} = V_{REFIN}$  when  $V_{REFIN} < 0.7V$ .

For a regulated output at 1.8 V, we choose  $R1 = 20k\Omega$ , and  $R2$  is calculated as:

$$R2 = \frac{V_{REF} R1}{V_o - V_{REF}} = 12.72 K\Omega$$

### 5.3 Switching Frequency Configuration

The switching frequency will have a default value of 1.0 MHz, by connecting the FREQ terminal to the GND terminal. If the lowest frequency value of 200 KHz is desired, then connect the FREQ terminal to VDDI. To program the switching frequency to another value, connect an external resistor divider to the FREQ terminal to achieve the voltages given by the [Frequency Selection Table](#).

Frequency Khz	Voltage applied to pin FREQ [V]
200	2.341 – 2.500
253	2.185 - 2.340
307	2.029 - 2.184
360	1.873 - 2.028
413	1.717 – 1.872
466	1.561 – 1.716
520	1.405 - 1.560
573	1.249 - 1.404
627	1.093 - 1.248
680	0.936 - 1.092
733	0.781 - 0.936
787	0.625 - 0.780
840	0.469 - 0.624
893	0.313 - 0.468
947	0.157 - 0.312
1000	0.000 - 0.156

**Table 1. Frequency Selection Table**

The EVB frequency was set to 1 MHz by connecting the FREQ terminal directly to GND.

## 5.4 Selecting Inductor

Inductor calculation is straightforward. The equation is the following:

$$L = D'_{MAX} * T * \frac{(V_o + I_o * (R_{ds(on)}_{ls} + r_w))}{\Delta I_o}$$

$$D'_{MAX} = 1 - \frac{V_o}{V_{in\_max}} = 1 - \frac{0.75}{6.0} = 0.88 \quad \text{Maximum Off time percentage}$$

$$T = 1\mu s$$

Switching period

$$R_{ds(on)}_{ls} = 45m\Omega$$

Drain – to – source resistance of FET

$$r_w = 10m\Omega$$

Winding resistance of Inductor

$$\Delta I_o = 0.4 * I_o$$

Output current ripple

$$L = 1.15\mu H$$

Freescale has selected  $L = 1.5\mu H$  to allow some operating margin.

## 5.5 Input Capacitors

The input capacitor selection should be based on the current ripple allowed on the input line. The input capacitor should provide the ripple current generated during the inductor charge time. This ripple is dependent on the output current sourced by 34713 so that:

$$I_{RMS} = I_o \sqrt{d(1-d)}$$

Where:

$I_{RMS}$  is the RMS value of the input capacitor current,

$I_o$  is the output current, and

$d = V_o/V_{IN}$  is the duty cycle.

For a buck converter,  $I_{RMS}$  has its maximum at  $V_{in} = 2V_o$

Since:

$$I_{RMS\_MAX} = \sqrt{\frac{P_{MAX}}{ESR}}$$

Where  $P_{MAX}$  is the maximum power dissipation of the capacitor, and is a constant, based on its physical size (generally given in the datasheets under the heading AC power dissipation).

Freescale derives that the lower the ESR, the higher the ripple current capability. In other words,

a low ESR capacitor (i.e., with high ripple current capability) can withstand high ripple current levels without overheating.

Therefore, for greater efficiency and because the overall voltage ripple on the input line also depends on the input capacitor ESR, we recommend using low ESR capacitors.

$$C_{in\_MIN} = \frac{0.5 * L * (I_{RMS})^2}{\Delta V_o * V_{in}}$$

For a  $\Delta V_o = 0.5 * V_{IN}$ , Then  $C_{in\_MIN} = 35\mu F$

The EVB input capacitor of  $300\mu F$  was selected to assure less input voltage ripple and have better regulation.

## 5.6 Selecting the Output Filter Capacitor

The following output capacitor considerations are the most important and not the actual Farad value: the physical size, the ESR of the capacitor, and the voltage rating.

Calculate the minimum output capacitor using the following formula

$$C_o = \frac{\Delta I_o}{8 * F_{SW} * \Delta V_o}$$

However, a more significant calculation must include the transient response, in order to calculate the real minimum capacitor value, and to assure a good performance.

Transient Response percentage:  $TR\_ \% = 3\%$

Maximum Transient Voltage:  $TR\_V\_dip = V_o * TR\_ \% = 0.75 * .03 = 0.054V$

Maximum current step:  $\Delta I_o\_step = \frac{(V_{in\_min} - V_o) * D\_max}{F_{sw} * L} = 0.72A$

Inductor Current rise time:  $dt\_I\_rise = \frac{T * I_o}{\Delta I_o\_step} = 4.7\mu s$

$$C_o = \frac{I_o * dt\_I\_rise}{TR\_V\_dip} = 296.3\mu F$$

To find the Maximum allowed ESR, the following formula was used:

$$ESR_{max} = \frac{\Delta V_o * F_{sw} * L}{V_o(1 - D_{min})} = 8m\Omega$$

An array of capacitors in parallel were used, with 3 Low ESR Ceramic capacitors of  $100\mu F$ .

## 5.7 Bootstrap Capacitor

Freescale recommends a 0.1μF capacitor.

## 5.8 Soft Start

**Table 2** shows the voltage that should be applied to the terminal ILIM to get the desired configuration of the soft start timing.

SoftStart [ms]	Voltage applied to ILIM
3.2	1.25 - 1.49V
1.6	1.50 - 1.81V
0.8	1.82 - 2.13V
0.4	2.14 - 2.50V

**Table 2. Soft Start Configuration**

The ILIM pin remains connected to VDDI to achieve the minimum soft start timing (0.4ms).

## 5.9 Compensation Network

1. Choose a value for R1 = 20kΩ
2. Using a Crossover frequency of 50 kHz, set the Zero pole frequency to Fcross/10

$$F_{P0} = \frac{1}{10} F_{cross} = \frac{1}{2\pi * R_1 C_F} = 5.0kHz$$

$$C_F = \frac{1}{2\pi * R_1 F_{P0}} = 1.45nF$$

3. Knowing the LC frequency, the Frequency of Zero 1 and Zero 2 in the compensation network are equal to F<sub>LC</sub>:

$$F_{LC} = \frac{1}{2\pi\sqrt{L C_O}} = 7.5kHz = F_{Z1} = F_{Z2} \quad F_{Z1} = \frac{1}{2\pi * R_F C_F} \quad F_{Z2} = \frac{1}{2\pi * R_1 C_S}$$

$$R_F = \frac{1}{2\pi * C_F F_{Z1}} = 14.66K\Omega \quad C_S = \frac{1}{2\pi * R_1 F_{Z2}} = 1.06nF$$

4. Calculate R<sub>S</sub> by placing the first pole at the ESR zero frequency:

$$F_{ESR} = \frac{1}{2\pi * C_O * ESR} = 265.2kHz = F_{P1} \quad F_{P1} = \frac{1}{2\pi * R_S C_S}$$

$$R_S = \frac{1}{2\pi * F_{P1} C_S} = 570\Omega$$


**Component Selection for 34713 Eval Board**

5. Set the second pole at ten times the Crossover Frequency to achieve a faster response and a proper phase margin.

$$F_{P2} = \frac{1}{2\pi * R_F \frac{C_F C_x}{C_F + C_x}} = 500kHz \qquad C_x = \frac{C_F}{2\pi * R_F C_F F_{P2} - 1} = 24 pF$$

The Actual values used on the EVB might change due to the precision of L and C components. Thus, on EVB where selected as follows.

$C_F = 1.9 \text{ nF}$     $R_F = 15 \text{ k}\Omega$     $C_s = 1 \text{ nF}$     $R_s = 300 \text{ }\Omega$     $C_x = 20 \text{ pF}$



**Figure 2. Compensated Open Loop Bode Plot**



## 5.10 Tracking Configurations

This device allows two tracking configurations: Ratiometric and Co-incidental Tracking.




Figure 3. Ratiometric Tracking




Figure 4. Co-incidental Tracking

### Circuit Configuration:

The master voltage ( $V_M$ ) feedback resistor divider network will be used in place of  $R_3$  and  $R_4$ , as shown below. The slave output ( $V_S$ ) is connected through its own feedback resistor divider network to the INV- terminal, resistors  $R_1$  and  $R_2$  below. All four resistors will affect the accuracy of the system, and they need to be 1% accurate resistors.

To achieve this tracking configuration, the master voltage must be connected as in [Figure 5](#), on page 10 and cannot be directly connected to the VREFIN terminal.




Figure 5. Ratiometric Tracking Circuit Connections

**Equations:**

- $V_M = V_{BG\_M}(1+R_3/R_4)$
- $V_{REFIN} = V_M * R_4/(R_3+R_4)$
- $V_{REFOUT} = V_{REFIN}$
- $V_S = V_{REFOUT}(1+R_1/R_2) = V_M * R_4/(R_3+R_4)*(R_2+R_1)/R_2$ , if  $V_{REFOUT} < V_{BG\_S}$
- $V_S = V_{BG\_S}(1+R_1/R_2)$ , if  $V_{REFOUT} \geq V_{BG\_S}$




Figure 6. Ratiometric Tracking Plot

**Circuit Configuration:**

Connect a three resistor divider to the master voltage ( $V_M$ ) and route the upper tap point of the divider to the VREFIN terminal, resistors  $R_3$ ,  $R_4$ , and  $R_5$ , as shown in [Figure 7](#), on page 11. This resistor divider must be the same ratio as the slave output's ( $V_S$ ) feedback resistor divider, which in turn connects to the INV- terminal, and resistors  $R_1$  and  $R_2$  in [Figure 7](#) (**Condition:  $R_1 = R_3$  and  $R_2 = R_4 + R_5$** ). The master's feedback resistor divider would be

$(R_3+R_4)$  and  $R_5$ . All five resistors will affect the accuracy of the system and they need to be 1% accurate resistors.

To achieve this tracking configuration, the master voltage must be connected in the way shown and cannot be directly connected to the VREFIN terminal.




Figure 7. Co-incident Tracking Circuit Connections

#### Equations:

$$V_M = V_{BG\_M} [1 + (R_3 + R_4) / R_5]$$

$$V_{REFIN} = V_M * (R_4 + R_5) / (R_3 + R_4 + R_5)$$

$$V_{REFOUT} = V_{REFIN}$$

$$V_S = V_{REFOUT} (1 + R_1 / R_2) = V_M * (R_4 + R_5) / (R_3 + R_4 + R_5) * (R_2 + R_1) / R_2 = V_M \text{ if } V_{REFOUT} < V_{BG\_S}$$

$$V_S = V_{BG\_S} (1 + R_1 / R_2), \text{ if } V_{REFOUT} \geq V_{BG\_S}$$





Figure 8. Co-incident Tracking Plot



When no tracking is needed, VREFIN should be attached to a DC voltage higher than 0.7 V. For instance, it can be attached to the VDDI pin.

## 5.11 EVB Schematic Design


### I/O SIGNALS




### VMASTER PG GOOD LED




### BUCK CONVERTER




### JUMPERS




### COMPENSATION NETWORK



### PVIN CAPACITORS



### OPTIONAL nopop



### VIN CAPACITORS




Figure 9. EVB Schematic Design

## 6 Layout Design




Figure 10. PCB Layout Top View




Figure 11. PCB Layout Inner Layer

Using the 34713, Rev. 4.0




Figure 12. PCB Layout Bottom Layer

## 6.1 PCB Layout Recommendations

- Place decoupling capacitors as close as possible to their corresponding pad(s).
- Try to place all components on just one Layer.
- Do not place a Ground Plane on component and routing side.
- Create a Ground plane layer and tie it to ground signals with vias.
- To effectively transfer heat from the center thermal pad on the top layer to the ground plane, vias need to be used in the center pad. Use 5 to 9 vias spaced evenly with a finished diameter of 0.3mm.
- Place Test vias as close as possible to the IC to ensure a good measurement value.
- $P_{VIN}$ ,  $V_{IN}$ ,  $V_{OUT}$  signals have to be tracked with a wide and straight copper area.
- Never trace the Feedback signal in parallel to the SW signal.
- Ensure the SW Inductor is placed as close as possible to its pads.
- SW track has to be as thin and short as possible.
- Make sure the I/O connectors are capable of managing the Load current.

Note: Freescale does not recommend connecting the PGND pins to the thermal pad. The thermal pad is connected to the signal ground and should not be used to make the connection from the PGND pins to the ground plane. Doing so can cause ground bounce on the signal ground from the high di/dt switch current and parasitic trace inductance.

## 6.2 Bill of Materials

Item	Quantity	Reference	Value	Description	Footprint
1	16	VREFOUT, VREFIN, VOUT, VIN, VDDI, SW, STBY, SD, PVIN, PG, INV, ILIM, GND, FREQ, COMP, BOOT	not populated	PC test point miniature SMT	TP1
2	1	C2	1 $\mu$ F	Cap Cer 1.0 $\mu$ F 6.3V 10% X5R 0603	SM/C_0603
3	6	C3, C4, C5, C6, C7, C8	100 $\mu$ F	Cap Cer 100 $\mu$ F 10% X5R 1210	SM/C_1210
4	1	C9	not populated		
5	7	C1, C11, C12, C13, C14, C15, C16	0.1 $\mu$ F	Cap Cer 0.1 $\mu$ F 50V 10% X7R 0603	SM/C_0603
6	1	C17	10 $\mu$ F	Cap Cer 10 $\mu$ F 6.3V 20% X5R 0603	SM/C_0603
7	1	C18	20pF	Cap Cer 20pF50V 5% C0G 0603	SM/C_0603
8	1	C19	1.8nF	Cap Cer 1800pF 50V 5% C0G 0603	SM/C_0603
9	1	C20	1nF	Cap Cer 1000pF 25V 5% C0G CC0603	SM/C_0603
10	1	D1	LED	LED Green 0603	SM/C_0603
11	1	D2	not populated		SMC
12	1	J1	Pin Header (2X5)	HDR 2X5 TH 100MIL CTR 330H AU	0.1" (2.54mm)
13	2	100mils jumpers	Jumpers		100 mils
14	1	J2	not populated		
15	1	J3	not populated		
16	1	L1	1.5 $\mu$ H	Inductor Power 1.5 $\mu$ H 7.0A SMD	B82464G
17	1	R1	20k	Res MPF 20k ohm 1/10W 5% 0603	SM/C_0603
18	1	R2	12.7k	Res 12.7k ohm 1/10W 1% 0603 SMD	SM/C_0603
19	2	R3,R16	not populated		SM/C_0603
20	2	R5,R6	not populated		TRIMPOT
21	1	R7	1k	Res MF 1.0k 1/10W 1%0603	SM/C_0603

## Layout Design

22	2	R12,R13	not populated		SM/C_0603
23	3	R8, R9, R10	10k	Res MF 10.0k 1/10W 1% 0603	SM/C_0603
24	1	R11	10k	Res MF 10.0k 1/10W 1% 0603	SM/C_0603
25	1	R14	300	Res MF 300 Ohm 1/10W 5% 0603	SM/C_0603
26	1	R15	15k	Res MF 15.0k 1/10W 1% 0603	SM/C_0603
27	1	SD	Push_button	Switch tact mini 200GF SLV GWING	
28	1	U1	MC34713		QFN_24
29	1	STBY	not populated	Switch tact mini 200GF SLV GWING	

**Notes:** Freescale does not assume liability, endorse, or warrant components from external manufacturers that are referenced in circuit drawings or tables. While Freescale offers component recommendations in this configuration, it is the customer's responsibility to validate their application.



## 7 Conclusion

With this User's Guide, the designer is capable of configuring the 34713 as a general purpose switching power supply for devices that can make use of the capabilities the 34713 offers. The board is fully configured to work at any desirable reference voltage within 0 and 2.5 V. However, it is highly recommended to calculate all components for the specific application situation, in order to assure a better efficiency and stability of the IC.

## 8 References

- 34713 Datasheet, "5A, 1MHz Fully Integrated Single Switch-Mode Power Supply"; Freescale semiconductor, Inc.
- Similar network compensation calculations are available in Application Note "AN1989 MC34701 and MC34702 Component Selection Guide"; Freescale Semiconductor, Inc.
- Sanjaya Maniktala, "*Switching Power Supplies A to Z*", Newnes, 2006.

## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
+1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2007-2009. All rights reserved.