# **Power MOSFET** 40 V, 3.3 mΩ, 102 A, Single N–Channel

#### Features

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFS5C450NWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant



# **ON Semiconductor®**

#### www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
40 V	3.3 mΩ @ 10 V	102 A

D (5,6) Q

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted) Parameter Symbol Value Unit Drain-to-Source Voltage V<sub>DSS</sub> 40 V v Gate-to-Source Voltage V<sub>GS</sub> ±20 Continuous Drain $T_{C} = 25^{\circ}C$ 102 A $I_D$ Current $R_{\theta JC}$ $T_{\rm C} = 100^{\circ}{\rm C}$ 72 (Notes 1, 3) Steady State Power Dissipation w T<sub>C</sub> = 25°C PD 68 R<sub>0JC</sub> (Note 1) $T_{\rm C} = 100^{\circ}{\rm C}$ 34 $T_A = 25^{\circ}C$ Continuous Drain $\mathsf{I}_\mathsf{D}$ 24 А Current R<sub>0JA</sub> $T_A = 100^{\circ}C$ 17 (Notes 1, 2, 3) Steady State Power Dissipation W $T_A = 25^{\circ}C$ $P_D$ 3.6 R<sub>0JA</sub> (Notes 1 & 2) $T_A = 100^{\circ}\overline{C}$ 1.8 Pulsed Drain Current 800 $T_A = 25^{\circ}C$ , $t_p = 10 \ \mu s$ А IDM °C Operating Junction and Storage Temperature T<sub>J</sub>, T<sub>stg</sub> –55 to + 175Source Current (Body Diode) 65 А Is Single Pulse Drain-to-Source Avalanche 215 mJ EAS Energy $(I_{L(pk)} = 7.0 \text{ A})$ Lead Temperature for Soldering Purposes T 260 °C (1/8" from case for 10 s)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	2.2	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	41	

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.

3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.


#### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS						-	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, $I_D$ = 250 $\mu$ A		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				20		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>		$T_J = 25^{\circ}C$			10	-μΑ
			T <sub>J</sub> = 125°C			100	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V				100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D}$	= 65 μA	2.5		3.5	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-9.1		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 50 A		2.7	3.3	mΩ
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> =15 V, I <sub>E</sub>	<sub>0</sub> = 50 A		93		S
CHARGES, CAPACITANCES & GATE RE	SISTANCE						
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 25 V			1600		pF
Output Capacitance	C <sub>OSS</sub>				830		
Reverse Transfer Capacitance	C <sub>RSS</sub>				28		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 2	20 V; I <sub>D</sub> = 50 A		23		
Threshold Gate Charge	Q <sub>G(TH)</sub>				5.1		
Gate-to-Source Charge	Q <sub>GS</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 20 V; I <sub>D</sub> = 50 A			9.0		nC
Gate-to-Drain Charge	Q <sub>GD</sub>				3.5		
Plateau Voltage	V <sub>GP</sub>				5.3		V
SWITCHING CHARACTERISTICS (Note 5	5)			-			
Turn-On Delay Time	t <sub>d(ON)</sub>				10		
Rise Time	tr	V <sub>GS</sub> = 10 V, V <sub>D</sub>	s = 20 V.		47		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 50 \text{ A}, \text{ R}_G = 2.5 \Omega$			19		- ns
Fall Time	t <sub>f</sub>				3.0		
DRAIN-SOURCE DIODE CHARACTERIS	TICS						
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 50 A	$T_J = 25^{\circ}C$		0.9	1.2	v
			T <sub>J</sub> = 125°C		0.78		
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dIS/dt = 100 A/µs, I <sub>S</sub> = 50 A			37		ns
Charge Time	ta				18		
Discharge Time	t <sub>b</sub>				19		
Reverse Recovery Charge	Q <sub>RR</sub>				23		nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Pulse Test: pulse width  $\leq 300 \ \mu$ s, duty cycle  $\leq 2\%$ .

5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**



### **TYPICAL CHARACTERISTICS**





Figure 13. Thermal Characteristics

Device	Marking	Package	Shipping <sup>†</sup>
NVMFS5C450NT1G	5C450N	DFN5 (Pb–Free)	1500 / Tape & Reel
NVMFS5C450NWFT1G	450NWF	DFN5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel
NVMFS5C450NT3G	5C450N	DFN5 (Pb–Free)	5000 / Tape & Reel
NVMFS5C450NWFT3G	450NWF	DFN5 (Pb-Free, Wettable Flanks)	5000 / Tape & Reel
NVMFS5C450NAFT1G	5C450N	DFN5 (Pb–Free)	1500 / Tape & Reel
NVMFS5C450NWFAFT1G	450NWF	DFN5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the intervent and the intervent of the patient the patient patient of the patient patient of the patient

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative